Ultra Low-Voltage and Low-Power dB-Linear V-I Converter Using Composite NMOS Transistors
نویسندگان
چکیده
In this paper, an ultra low-voltage and low-power exponential V-1 converter is developed, using Taylor series expansion for realizing the exponential characteristics. The new CMOS exponential V-I converter is based on the composite NMOS transistors. The newly proposed appronmation function based on Taylor’s concept is used to extend the dB-linear output current range. In a 0.25 pm CMOS process, the simulations show more than 20 dB output current range and 18 dB-linear range with the linearity error less than f 0.5 dB. The average power dissipation is less than 50 p W a t f 1 V supply voltage. The proposed EVlC can he used for the design of an extremely low-voltage and low-power variable gain amplifier (VGA) and automatic gain control (AGC).
منابع مشابه
dB - Linear V - I Converter Using Composite NMOS Transistor
A new CMOS exponential V-I converter (EVIC), based on Taylor’s concept and using NMOS transistor, is presented in this paper. The proposedmodified Taylor series expansion is used to extend the dBlinear output current range. In a 0.25 pm CMOS process, the simulations show more than 22 dB output current range and 17 dB linear range with the linearity error less than f 0.5 dB. The p&er dissipation...
متن کاملUltra-Low Power, Low Phase Noise 10 GHz LC VCO in the Subthreshold Regime
A new design for an ultra-low power, low phase noise differential 10 GHz LC voltage-controlled oscillator (VCO) which is biased in the subthreshold regime, is presented in the 0.18 μm CMOS process, for the first time. The designed circuit topology is an NMOS only cross-coupled LC-tank VCO which has an extra symmetric centre tapped inductor between the source ends of the cross-coupled transistor...
متن کامل0 . 5 μ W Sub - Threshold Operational Transconductance Amplifiers Using 0 . 15 μ m Fully Depleted Silicon - on - Insulator ( FDSOI ) Process
We present a low voltage, low power operational transconductance amplifier (OTA) designed using a Fully Depleted Silicon-on-Insulator (FDSOI) process. For very low voltage application down to 0.5 V, two-stage miller-compensated OTAs with both p-channel MOSFET (PMOS) and n-channel MOSFET (NMOS) differential input have been investigated in a FDSOI complementary metal oxide semiconductor (CMOS) 15...
متن کاملA picopower temperature-compensated, subthreshold CMOS voltage reference
A voltage reference consisting of only two nMOS transistors with different threshold voltages is presented. Measurements performed on 23 samples from a single batch show a mean reference voltage of 275.4mV. The subthreshold conduction and the low number of transistors enable to achieve a mean power consumption of only 40 pW. The minimum supply voltage is 0.45 V, which coincides with the lowest ...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کامل